gnupic: Re: [gnupic] Re: gpsim register question


Previous by date: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, Robert Pearce
Next by date: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, David Barnett
Previous in thread: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, Robert Pearce
Next in thread: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, David Barnett

Subject: Re: [gnupic] Re: gpsim register question
From: "Maxim Wexler" ####@####.####
Date: 31 Dec 2006 22:55:20 +0000
Message-Id: <a0811460612311454u52dbbbd1kac817175560ed19@mail.gmail.com>

<...>

Thankyou, very helpful info.

>
> >Another thing: In the breadboard window only porta0 to porta5 become
> >outputs. 6&7 remain inputs. Why, after being sent all zeros?
> >
> That would depend on the processor type. Some have restrictions on
> whether certain pins can be outputs - for example, the 12C5xx range
> allocate GPIO3 to the MCLR pin, and force it to always be an input
> regardless of the state of TRIS.3


Well, this is an f88 and according to the data sheet only RA5, pin 4,  is
input only.

Maxim

Previous by date: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, Robert Pearce
Next by date: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, David Barnett
Previous in thread: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, Robert Pearce
Next in thread: 31 Dec 2006 22:55:20 +0000 Re: [gnupic] Re: gpsim register question, David Barnett


Powered by ezmlm-browse 0.20.